熱門(mén)關(guān)鍵詞：溫度傳感器電流 uClinux Altium 嵌入式

Avnet Xilinx Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)方案

發(fā)布時(shí)間：2012-1-19 10:59 發(fā)布者：1770309616

關(guān)鍵詞： Avnet , FPGA , LX75T , Spartan-6 , Xilinx

Avnet公司的Xilinx Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板采用Xilinx公司的 Spartan-6 XC6SLX75T-3FGG676C FPGA,適合大容量的邏輯設(shè)計(jì),以用戶(hù)為中心的DSP設(shè)計(jì)以及高性?xún)r(jià)比的嵌入式應(yīng)用如汽車(chē)娛樂(lè)系統(tǒng),平板顯示器,多功能打印機(jī),機(jī)頂盒,家庭網(wǎng)絡(luò)以及視頻監(jiān)測(cè)等.本文介紹了Spartan-6 FPGA LX75T開(kāi)發(fā)板主要特性,框圖,詳細(xì)電路圖和材料清單.

The Spartan-6 LX75T FPGA Development Kit provides a complete hardware environment for designers to accelerate their time to market. The kit delivers a stable platform to develop and test designs targeted to the advanced Xilinx FPGA family. The installed Spartan-6 LX75T device offers a prototyping environment to effectively demonstrate the enhanced benefits of leading edge Xilinx FPGA solutions. Reference designs are included with the kit to exercise standard peripherals on the evaluation board for a quick start to device familiarization.

Spartan-6 FPGA LX75T開(kāi)發(fā)板主要特性:

FPGA

— Xilinx Spartan-6 XC6SLX75T-3FGG676C FPGA

I/O Connectors

— One FMC LPC general-purpose I/O expansion connectors

— One MXP User I/O connector

— Two PMOD connectors

RocketIO™ GTP Transceiver Connectors

— One transceiver supplied on an FMC connectors for use by an expansion module

— One PCI Express add-in card interface (1 lanes @ 2.5 Gbps)

Memory

— 256 MB DDR3 SDRAM components (2 banks of 128 MB x 16)

— 32 MB Parallel Flash (x16)

— 1 Kb EEPROM with SHA-1 Engine

Communication

— USB-RS232 Port

— 10/100 Ethernet port

Power

— Regulated 5.0V, 3.3V, 2.5V, 1.5V and 1.2V supply voltages derived from the PCI Express slot or an external 12 V supply

— SSTL2 Termination Regulators

— Point of Load Regulators for MGT supply rails

Configuration

— 16 MB Multi-bit (x4) SPI Flash

— Xilinx Parallel Cable IV or Platform USB Cable support for JTAG Programming/Configuration

Other

— Four User LEDs

Four User Push Buttons

Four User DIP Switches

— ADC/DAC/RTC combination device

圖1.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板外形圖

圖2.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板方框圖

圖3.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電源框圖

圖4.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(1)

圖5.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(2)

圖6.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(3)

圖7.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(4)

圖8.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(5)

圖9.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(6)

圖10.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(7)

圖11.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(8)

圖12.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(9)

圖13.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(10)

圖14.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(11)

圖15.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(12)

圖16.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(13)

圖17.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(14)

圖18.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(15)

圖19.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(16)

圖20.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(17)

圖21.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(18)

圖22.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(19)

圖23.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(20)

圖24.Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板電路圖(21)
Spartan-6 FPGA LX75T FPGA開(kāi)發(fā)板材料清單:

詳情請(qǐng)見(jiàn):
https://www.em.avnet.com/Support%20And%20Downloads/xlx_s6_lx75t_dev-ug_reva032811.pdf
和
https://www.em.avnet.com/Support%20And%20Downloads/Spartan6_LX75T_Dev_REVC_Schematic.zip

本文地址：http://www.qingdxww.cn/thread-85391-1-1.html 【打印本頁(yè)】

本站部分文章為轉(zhuǎn)載或網(wǎng)友發(fā)布，目的在于傳遞和分享信息，并不代表本網(wǎng)贊同其觀點(diǎn)和對(duì)其真實(shí)性負(fù)責(zé)；文章版權(quán)歸原作者及原出處所有，如涉及作品內(nèi)容、版權(quán)和其它問(wèn)題，我們將根據(jù)著作權(quán)人的要求，第一時(shí)間更正或刪除。